The objective of this laboratory is to make students familiar with concepts of HDL design using Verilog programming and synthesize the circuits on hardware boards.
